ADC Nonlinearity Correction for the Majorana Demonstrator
نویسندگان
چکیده
Imperfections in analog-to-digital conversion (ADC) cannot be ignored when signal digitization requirements demand both wide dynamic range and high resolution, as is the case for Majorana Demonstrator 76Ge neutrinoless double beta decay search. Enabling experiment's high-resolution spectral analysis efficient pulse shape discrimination required careful measurement correction of ADC nonlinearites. A simple protocol was developed that did not require sophisticated equipment or lengthy data taking campaigns. slope-dependent hysteresis observed characterized. applied to digitized waveforms prior processing reduced differential integral nonlinearites by an order magnitude, eliminating these dominant contributions systematic energy uncertainty at double-beta Q value.
منابع مشابه
Static and Dynamic ADC Integral Nonlinearity Estimation
Integral nonlinearity (INL) should be main source of ADC's harmonic distortion. The basic question is importance of dynamic INL. There are still open questions how to describe dynamic INL and if the dynamic corrections of ADC have sense. Key-Words: ADC, testing, static, dynamic, INL, hysteresis
متن کاملIntegral Nonlinearity Correction of Multi-Range ADC by Iterative Applying of Multi-Resistors Divider
The method of testing points generation for identification and correction of integral nonlinearity of high performance ADC is developed. The proposed method is based on averaging all voltages of multi-resistors voltage divider. The main idea of proposed method is in comparison results of analog to digital conversion obtained on different ranges of tested ADC for the same input signals. It is in...
متن کاملADC error correction
Errors induced due to ratiometric measurements are discussed and a simplified compensation method to reduce the various static errors of ADC, voltage reference errors in ratiometry and resistance mismatch errors is proposed. Curve fitting is done for the error samples and the system is modelled in comparison to an ideal system. Static errors and other ratiometric errors, thus modelled are deriv...
متن کاملHigh-Speed ADC with Error Correction
A digital error correction scheme is described for ADCs with multibit quantizers. It operates in the background and remains effective even for very low oversampling ratios.
متن کاملA pipelined ADC with Digital Correction for IEEE 802.11a WLAN
In this paper, a 10-bit 50-MS/s Nyquist-rate CMOS pipelined analog-to-digital converter (ADC) with digital correction is presented for the WLAN application. The digital correction technique adapted by this pipelined ADC can give more accurate demands in application. The simulated SNDR is 60.5dB at the rate of 50-MS/s with a 5MHz input frequency. The DNL and INL of the presented pipelined ADC ar...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Nuclear Science
سال: 2021
ISSN: ['0018-9499', '1558-1578']
DOI: https://doi.org/10.1109/tns.2020.3043671